An improved split-capacitive-array digital-to-analogue converter (DAC) with an optimised segmentation degree (i.e. the number of bits in the most significant bit (MSB) sub-array) is proposed to reduce the area, the switching power consumption and improve the linearity compared to a conventional binary-weighted (CBW) capacitivearray DAC and a conventional binary-weighted split-capacitive-array with an attenuation capacitor (BWA) DAC. The presented analysis considers the area and the power dissipation from the DAC as well as the analogue-to-digital converter's (ADC's) dynamic performance to determine the optimum segmentation degree for the proposed split-capacitive-array DAC and the BWA DAC. Using the minimum matching requirement for the unit capacitor in a 12-bit CBW DAC, the proposed split-capacitive-array DAC with an MSB:LSB = 8:4 segmentation reduces the input capacitance by 2× and reduces the switching power by 15× compared to the 12-bit CBW DAC. It also improves the ADC's dynamic performance and reduces the switching power by 3.75× compared to the conventional 12-bit BWA DAC with an MSB: LSB = 10:2 segmentation.
Introduction: State-of-the-art successive-approximation-register (SAR) analogue-to-digital converters (ADCs) offer a power-efficient solution (<10 fJ/conversion-step) for sensor applications with limited accuracies (<10 bit) [1] . As the resolution of the ADC increases, the digital-to-analogue converter (DAC) requires a more stringent matching for the unit capacitors (i.e. increase the area of the unit capacitor) and the total number of capacitors increases exponentially [2] . This results in a larger switching energy, a larger DAC area and a longer settling time, especially for the implementation of a SAR ADC with more than 12 bit resolution.
Conventional binary-weighted split-capacitive-arrays with attenuation capacitor (BWA) DACs have been recently reconsidered for 8-10-bit SAR ADCs [3, 4] . An attenuation capacitor is used to separate the N-bit capacitive-array DAC into a K-bit most significant bit (MSB) sub-array and a (N-K )-bit least significant bit (LSB) sub-array [2] . Thus, this architecture requires a fewer number of unit capacitors compared to the conventional binary-weighted (CBW) capacitive-array DAC, which reduces the charging time-constant and switching energy significantly. However, the attenuation capacitor uses a fractional multiple of the unit capacitors, which is not accurate in the layout because of the finite lithography manufacturing grid and a poorer matching with other capacitors [5] . In addition, the parasitic effects of the BWA DAC severely degrade the integral nonlinearity yield and the differential nonlinearity yield of the ADC [5] .
To improve the linearity of the CBW DAC, an optimum choice for the segmentation degree is required but such optimisation does not readily improve the yield's variation. Therefore, an improved split-capacitive-array DAC architecture with an optimised segmentation degree is proposed, as shown in Fig. 1 . The attenuation capacitor is integer multiples of the unit capacitors, which allows an easier implementation in the layout and also improves the yield's variation in the SAR ADC. A comprehensive analysis of the total area occupied by the DAC, the switching power consumption and the ADC's dynamic performance is presented for a 12-bit SAR ADC, so that an optimum choice for the segmentation degree can be determined. The results show that the proposed split-capacitive-array DAC performs much better than the CBW DAC. 
where C o is the capacitance of the unit capacitor and C M is the attenuation capacitor.
Area requirement: This architecture provides a 2× reduction in the input load capacitance compared to the CBW DAC. As shown in Fig. 2 , the required total number of unit capacitors varies with the segmentation degree and the total number of unit capacitors decreases with an increasing segmentation degree. It can be concluded that there would not be any significant decrease in the number of unit capacitors beyond N/2 segmentation degrees. Power consumption due to capacitors' switching: The analysis of the BWA DAC's switching power consumption has been well studied in [5] and a similar methodology is adopted to analyse the proposed architecture. Fig. 3 shows the switching power consumption for the 12-bit charge-redistribution SAR ADC using the proposed DAC with different segmentation degrees. The switching power consumption reduces by 1.7-29× compared to the 12-bit charge-redistribution SAR ADC using a CBW DAC. Significant power savings can be achieved with a segmentation degree ranging from 4 to 8. Impact on 12-bit ADC's dynamic performance: Similar to the BWA DAC architecture, the parasitic capacitances of the proposed split-capacitive-array DAC come from the top-and bottom-plate parasitic capacitances of the attenuation capacitance C M as well as the topplate parasitic capacitances of the MSB sub-array and the LSB sub-array which can be calculated as
where α and β are the percentages of the top-and bottom-plate parasitic capacitances of each capacitor, respectively. C MSBp results in gain error and has no effect on the ADC's linearity, whereas C LSBp contributes to a code-dependent error, which degrades the linearity of the ADC. The first set of Monte Carlo experiments (based on 1000 simulations per experiment) was performed to determine the maximum matching requirement for a 12-bit SAR ADC using a CBW DAC (i.e. the size of the unit capacitor). The unit capacitors and the attenuation capacitor follow a distributed Gaussian random variable with α of 5% and β of 10% [4] . The standard deviations of the capacitors vary from 0.5 to 5% with 0.5% increments. A rule of thumb for more than 68.3 dB ( >11-bit) signal-to-noise and distortion ratio (SNDR) is required for a good trade-off between performance and power. The results indicate that a maximum standard deviation of 1% would be sufficient to achieve a mean μ SNDR of 71.83 dB (ENOB of 11.64-bit) with a standard deviation σ SNDR of 1.07 dB. It should be noted that only the DAC nonidealities have been considered, whereas all other blocks are assumed ideal, therefore the linearity of the ADC is equal to the linearity of the DAC.
To investigate the effect of the segmentation degree on the BWA DAC and the proposed split-capacitive-array DAC, Monte Carlo experiments (based on 1000 simulations per experiment) were performed and the results are shown in Fig. 4 . It can be concluded that a SNDR of 68.3 dB can be achieved in the proposed split-capacitive-array DAC with the segmentation degree from 8 to 11 bits. Let us consider the case when the segmentation degree is 8 bits (K = 8), the attenuation capacitor, C M , in the BWA DAC is (8/7) C o , whereas C M in the proposed split-capacitive-array DAC is 16C o . If the (8/7)C o is assumed to have a mismatch of δ%, then the 16C o capacitor will only have a mismatch of d/ 16 √ %. Thus, this signifies that the proposed split-capacitive-array DAC improves the mismatch compared to the BWA DAC. As seen in Fig. 4 , there is an improvement of 7 dB SNDR between the proposed split-capacitive-array DAC and the BWA DAC for a segmentation degree of 8 bits.
Comparison and conclusion: To summarise, the presented analysis considers the area (Fig. 2) and the power dissipation (Fig. 3) from the DAC as well as the ADC's dynamic performance (Fig. 4b) based on different segmentation degrees in the proposed split-capacitive-array DAC. The optimum choice for the segmentation degree is 8 bits. Similarly, a 12-bit SAR ADC with the BWA DAC is analysed and the optimised segmentation degree is 10 bits. For each type of the capacitive-array DACs, the degree of segmentation, the ADC's dynamic performance, the average power consumption and the area occupied by the DAC are summarised in Table 1 . We assumed that all the DACs adopt the same conventional switching method [2] and the unit capacitor has top-and bottom-plate parasitic capacitances of 5 and 10%, respectively, with a standard deviation of 1%.
